





✓ Perform Functional Simulation and Timing Simulation of your design. **Demonstrate this to your TA.**

✓ I/O Assignment: Generate the XDC file associated with your board.

- Suggestion (for Basys 3, use SW15 instead of CPU\_RESETN for resetn input)

Board pin names	CLK100MHZ	CPU_RESETN	SW7	SW6-SW4	SW3-SW0	CA-CG	AN7-AN0
Signal names in code	clock	resetn	wr_rd	address <sub>2</sub> - address <sub>0</sub>	DI <sub>3</sub> -DI <sub>0</sub>	CA-CG	AN <sub>7</sub> -AN <sub>0</sub>

- The board pin names (except CPU\_RESETN) are used by all the listed boards (Nexys A7-50T/A7-100T, Nexys 4/DDR, Basys 3). I/Os: Note that CA-CG and AN7-AN0 are active low; the other I/Os are active high.

- Note: synchronous circuits always require a clock and reset signal.

✓ **Reset signal:** As a convention in this class, we use active-low reset (*resetn*). As a result, ensure that *resetn* is tied to the proper board resource:

- Nexys A7-50T/A7-100T, Nexys 4/DDR: For *resetn*, use CPU\_RESETN pin. This is an active-low push button.
- Basys 3: There is no active low push button. Thus, for *resetn*, use SW15. Even though SW15 is active high, we can still think of it as active-low *resetn*, where the circuit is reset when the switch position is OFF ('0').

✓ **Clock signal:** Like other signals in the XDC file, you need to uncomment the lines associated with the clock signal and replace the signal label with name used in your code. In addition, there is parameter `-period` that is set by default to 10.00. This is the period (in ns) that your circuit should support.

- Nexys A7-50T: In these lines, replace the label `CLK100MHZ` with the signal name you use in your code (*clock*):  

```
set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ }];  
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { CLK100MHZ }];
```

- Basis 3: In these lines, replace the label `clk` with the signal name used in your code (*clock*):

```
set_property PACKAGE_PIN W5 [get_ports clk]  
set_property IOSTANDARD LVCMOS33 [get_ports clk]  
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```

✓ Generate and download the bitstream on the FPGA and test. **Demonstrate this to your TA.**

- Submit (as a .zip file) all the generated files: VHDL code files, VHDL testbench, and XDC file to Moodle (an assignment will be created). DO NOT submit the whole Vivado Project.

TA signature: \_\_\_\_\_

Date: \_\_\_\_\_